Asynchronous Motor Control System Interface Design Based on FPGA

doi:null

您当前的位置：

首页 >

文章列表页 >

Asynchronous Motor Control System Interface Design Based on FPGA

Article | 更新时间：2020-08-12

- Asynchronous Motor Control System Interface Design Based on FPGA
- Optics and Precision Engineering Vol. 16, Issue 5, Pages: 931-936(2008)
- 作者机构：
  
  桂林电子科技大学
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Received：08 October 2007，
  
  Revised：13 January 2008，
  
  Published Online：22 May 2008，
  
  Published：22 May 2008
- 稿件说明：
移动端阅览
秦连城,冯其云,张旭,王展英. 交流电机控制系统的FPGA接口设计[J]. 光学精密工程, 2008,16(5):931-936

Asynchronous Motor Control System Interface Design Based on FPGA[J]. Optics and precision engineering, 2008, 16(5): 931-936.
秦连城,冯其云,张旭,王展英. 交流电机控制系统的FPGA接口设计[J]. 光学精密工程, 2008,16(5):931-936 DOI：

Asynchronous Motor Control System Interface Design Based on FPGA[J]. Optics and precision engineering, 2008, 16(5): 931-936. DOI：

摘要

摘要: 本文采用FPGA进行了交流电机控制系统的硬件接口设计。在本文中设计了数字量采样电路、键盘及显示器接口电路和译码电路，由于FPGA是由硬件并行处理，不占用CPU的时间，所以采用FPGA后可以大大提高控制系统的效率和性能。采用FPGA或采用FPGA和DSP相结合的硬件控制系统可以提高系统的性能。使用硬件描述语言对FPGA进行编程可实现其所需要的功能，通过实验证明了该方法的可行性。

Abstract

Abstract: This paper designs an asynchronous Motor control system interface based on FPGA. The author designs sampling electrocircuit

keyboard and display interface circuit and encoder in this paper. FPGA functions in paralleling and doesn’t take up time of CPU. Then the performance of the control system is improved largely. The hardware system’s performance is improved by adopting FPGA or combining FPGA and DSP. FPGA can function using program of VHDL. In result

the hardware design feasibility is proved by experiment.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design and implementation of high speed and reliable transmission platform in fast view system

Precision drive and position control of non-resonance piezoelectric stack linear motor

DC position close-loop system of spectrometer by feed-forward correction

Spot centroinding algorithm for discrete noise image and FPGA implementation

Real-time correction of the non-uniformity for multi-TDICCD mosaic camera on FPGA

Related Author

Qing-lin ZHANG

Zheng-wen HU

Qiao-qiao XIA

De-quan LI

Xiao-tao CAO

Wei-fan YANG

Guan-yu LIN

Hong-wen LI

Related Institution

College of Physical Science and Technology, Central China Normal University

School of Electronic Information, Wuhan University

Changchun Institute of Optics, Fine Mechanics and Physics, Chinese Academy of Sciences

吉林大学仪器科学与电气工程学院

北京航空航天大学2. 北京航空航天大学仪器科学与光电工程学院院长

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China Postal code：130033
Tel：0431-86176855 Email：gxjmgc@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰