FPGA low level data mining approach based on cluster and rough set

JIANG Da-li; ZHAO Bo; CHANG Liang; LI Hua-wang; YANG Gen-qing

doi:10.3788/OPE.20132101.0233

您当前的位置：

首页 >

文章列表页 >

FPGA low level data mining approach based on cluster and rough set

Article | 更新时间：2020-08-12

- FPGA low level data mining approach based on cluster and rough set
- Optics and Precision Engineering Vol. 21, Issue 1, Pages: 233-238(2013)
- 作者机构：
  
  中国科学院上海微系统与信息技术研究所2. 中国科学院长春光学精密机械与物理研究所3 中国科学院大学
- 作者简介：
- 基金信息：
- DOI：10.3788/OPE.20132101.0233
  CLC： TP302.8
- Received：14 March 2012，
  
  Revised：19 April 2012，
  
  Published Online：24 January 2013，
  
  Published：15 January 2013
- 稿件说明：
移动端阅览
姜大力赵波常亮李华旺杨根庆. 应用聚类和粗糙集的FPGA底层数据挖掘方法[J]. 光学精密工程, 2013,21(1): 233-238

JIANG Da-li ZHAO Bo CHANG Liang LI Hua-wang YANG Gen-qing. FPGA low level data mining approach based on cluster and rough set[J]. Editorial Office of Optics and Precision Engineering, 2013,21(1): 233-238
姜大力赵波常亮李华旺杨根庆. 应用聚类和粗糙集的FPGA底层数据挖掘方法[J]. 光学精密工程, 2013,21(1): 233-238 DOI： 10.3788/OPE.20132101.0233.

JIANG Da-li ZHAO Bo CHANG Liang LI Hua-wang YANG Gen-qing. FPGA low level data mining approach based on cluster and rough set[J]. Editorial Office of Optics and Precision Engineering, 2013,21(1): 233-238 DOI： 10.3788/OPE.20132101.0233.

摘要

提出了一种从XDL文件中提取现场可编程门阵列(FPGA)底层逻辑和布线资源的方法。预处理阶段通过正则表达式将原有底层逻辑文件转换为待分析的有层次属性的关系型数据库。数据挖掘阶段则根据各个层次数据内部的特性不同，采用不同的算法进行聚类来得到初步知识。通过粗糙集分析初步知识间的关系和约简属性，得出初步知识间的联系同时进一步提取出决策规则和产生式规则的知识。最后，通过规则验证器和泛化器对提取出的规则进行验证和泛化。实验结果表明，对于大型的FPGA器件，wire的逻辑最高压缩比可以达到2.8810-4。该方法相对于底层器件有较好的通用性和交互性，适用于对不同器件族FPGA底层信息的知识提取

对深入研究FPGA的拓扑架构

提高对FPGA进行动态重配置的可控性和实现更灵活的重配置很有意义。

Abstract

This paper provides a method to get low level logic and route resources of a Field Programming Gate Array(FPGA) from XDL documents. In the preprocess stage

the lowly logic document is transformed to a relational database with different attributes via a regular expression. In the data mining stage

different algorithms are adopted to cluster the data to get preliminary knowledge based on the different internal features of each level of the database. By taking a rough set to analyze the preliminary knowledge and summarize its attribute

the relation of the preliminary knowledge is obtained and the knowledge for decision rule and production rule is given. Finally

the above rules are validated and generalized through a validator and a generalization device. Experiments show that the highest compressing rate of wire logic can reach 2.8810-4 for a huge FPGA. This method has good versatility and interchangeability and is suitable for acquiring the low level information and knowledge from FPGAs in different apparatus families. The method has signification in exploring the topology framework of FPGA

improving controllability for dynamic reconfiguration of FPGA

and achieving more flexibility reconfiguration.

关键词

Keywords

references

MERAZ S, ARVIZU M, CRUZ J M C, et al.. GNSS receiver based on a SDR architecture using FPGA devices[C]. Electronics, Robotics and Automotive Mechanics Conference (CERMA), 2011: 383-388.[2]IZUMI T, OKADA M, MASAKI T. An FPGA implementation of 200MBPS CI/OFDM modem for satellite communication systems[C]. World Automation Congress (WAC), 2010: 1-6.[3]LAVIN C, PADILLA M, LUNDRIGAN P, NELSON B, et al.. Rapid prototyping tools for FPGA designs: rapid smith[C]. International Conference on Field-Programmable Technology (FPT10), December 2010: 353-356.[4]STEINER N, WOOD A, SHOJAEI H, et al.. Towards an open-source tool flow[J]. Proceedings of the 19th ACM/SIGDA international symposium on Field Programmable Gate Arrays (FPGA 11). ACM, 2011: 41-44.[5]Xilinx, Inc. The Xilinx Design Language, Juli 2000, HTML documentation file supplied with ISE Verion 6.3.[6]BECKHOFF C, KOCH D, TORRESEN J. The Xilinx Design Language (XDL) Tutorial and Use Cases[C]. Proceedings of the 6th international workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), Montpellier, France, 2011: 1-8.[7]GHOSH S, NELSON B. XDL-based module generators for rapid FPGA design implementation[C]. Field Programmable Logic and Applications (FPL), International Conference, 2011: 64-69.[8]李杨，徐抒岩，韩诚山，等. 定量化故障树分析技术在空间相机软件开发中的应用[J]. 光学精密工程，2008,16(11): 2180-2186.LI Y, XU SH Y, HAN CH SH, et al.. Application of quantitative fault tree analysis to software development for space camera[J]. Opt. Precision Eng., 2008, 16(11): 2180-2186. (in Chinese)[9]杨兆军，李雪，陈淑芬．基于粗糙集模糊控制的微孔钻削在线检测[J]. 光学精密工程，2008,16(7): 1230-1235.YANG ZH J, LI X, CHEN SH F. On-line monitoring micro-size drilling based on rough set fuzzy control[J]. Opt. Precision Eng., 2008, 16(7): 1230-1235. (in Chinese)[10]张坤华，杨但．应用聚类和分形实现复杂背景下的扩展目标分割[J]. 光学精密工程，2009, 17(7): 1665-1671.ZHANG K H. YANG D. Segmentation for extended target in complex back grounds based on clusetering and fractal[J]. Opt. Precision Eng., 2009, 17(7): 1665-1671. (in Chinese)

Views

111

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Segmentation for extended target in complex backgrounds based on clustering and fractal

Application of quantitative fault tree analysis for space camera software development

Constraint-based multidimensional data mining technology

Related Author

ZHANG Kun-hua

YANG Xuan

李杨

韩诚山

徐抒岩

邢忠宝

WANG Xiao-sheng

Related Institution

College of Information Engineering, Shenzhen University

中国科学院长春光学精密机械与物理研究所

中国科学院研究生院

Dep. Computer, Changchun Institute of Technology

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China Postal code：130033
Tel：0431-86176855 Email：gxjmgc@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰