Pipeline architectures of device-saving three dimensional DCT/IDCT algorithm

LIU Yuan-yuan; CHEN He-xin; ZHAO Yan

doi:10.3788/OPE.20152311.3270

您当前的位置：

首页 >

文章列表页 >

Pipeline architectures of device-saving three dimensional DCT/IDCT algorithm

更新时间：2020-08-13

- Pipeline architectures of device-saving three dimensional DCT/IDCT algorithm
- Optics and Precision Engineering Vol. 23, Issue 11, Pages: 3270-3278(2015)
- 作者机构：
  
  1. 吉林大学通信工程学院,吉林长春,中国,130012
  2. 吉林农业大学信息技术学院,吉林长春,130118
- 作者简介：
- 基金信息：
- DOI：10.3788/OPE.20152311.3270
  CLC： TN919
- Received：01 September 2015，
  
  Revised：29 September 2015，
  
  Published：25 November 2015
- 稿件说明：
移动端阅览
刘媛媛, 陈贺新, 赵岩. 节约器件的三维离散余弦正/反变换通道式算法结构[J]. 光学精密工程, 2015,23(11): 3270-3278

LIU Yuan-yuan, CHEN He-xin, ZHAO Yan. Pipeline architectures of device-saving three dimensional DCT/IDCT algorithm[J]. Editorial Office of Optics and Precision Engineering, 2015,23(11): 3270-3278
刘媛媛, 陈贺新, 赵岩. 节约器件的三维离散余弦正/反变换通道式算法结构[J]. 光学精密工程, 2015,23(11): 3270-3278 DOI： 10.3788/OPE.20152311.3270.

LIU Yuan-yuan, CHEN He-xin, ZHAO Yan. Pipeline architectures of device-saving three dimensional DCT/IDCT algorithm[J]. Editorial Office of Optics and Precision Engineering, 2015,23(11): 3270-3278 DOI： 10.3788/OPE.20152311.3270.

摘要

针对3D离散余弦正/反变换(DCT/IDCT)算法单元通道式结构需大量使用延时器和选择器以及不同分块器件的兼容性问题

提出一种节约延时器和选择器的通用性通道式算法单元及整体结构。首先

根据三维DCT理论提出兼容正反变换通用的通道式算法结构;建立由延时器和选择器组成的可重复使用的延时器组模型

使其具有整合性和嵌套性。然后

提出节约延时器的三维DCT通用性通道式算法单元及整体结构。最后

利用提出的节约器件的三维DCT/IDCT通道式结构对不同格式、不同大小分块的视频信号进行处理。实验结果表明

随着分块增大

提出的节约器件的方法使用的延时器和选择器的数量明显减小

当分块大小达到64×64×64时

延时器和选择器使用个数分别降低了54.7%和44.5%。得到的结果说明提出的方法可以减少延时器和选择器的使用

满足硬件对降低成本的要求

提高了能效

同时便于不同分块的集成。

Abstract

The general pipeline architecture units and corresponding structures were proposed. It overcomes the problems that the hardware architectures consisting of delayers

selectors and multiplying units based on 3D DCT/IDCT(Discrete Cosine Transform and Inverse Discrete Cosine Transform) should use a lot of devices independently and their different blocks are not easy to be integrated. Firstly

based on the theory of 3D DCT

universal pipeline algorithm architectures compatible with positive and negative transformations were proposed. The delayer-group models by reusing delayers and selectors were set up to allow the models to be integrative and nested. Then

unit device-saving pipeline architectures and the corresponding whole pipeline architecture of 3D DCT were proposed. Finally

video signals with different formats and size blocks were processed by using this device-saving 3D DCT/IDCT pipeline architectures proposed. The experimental results indicate that the reduce ratio of number of delayers and selectors increases obviously as block size increasing by using our device-saving algorithm. When the block size reaches 64×64×64

the used number of delayers and selectors reduce by 54.7% and 44.5% respectively. It shows that the proposed method reduces the used number of delayers and selectors

meets the demand of the hardware requirements for reducing costs

improves the energy efficiency

and facilitates the integration of different block sizes.

关键词

Keywords

references

CONCEICAO R, SOUZA JC, JESKE R,et al..Power efficient and high throughtput multi-size IDCT targeting UHD HEVC decoders[C].IEEE International Symposium on Circuits and Systems, Melboume, AUSTRALIA:ISCAS,2014:1925-1928.

SUN H M, ZHOU D J,LIU P L,et al.. A low-cost VLSI architecture of multiple-size IDCT for H.265/HEVC[J].IEICE Transactions on Fundamentals of Electronics Communications and Computers Sciences,2014,E97A(12):2467-2476.

PASTUSZAK G. Flexible architecture design for H.265/HEVC inverse transform[J].Circuits Systems and Signal Processing,2015,34(6):1931-1945.

王墨林,莽思淋,桑爱军,等. 彩色图像三维六边形离散余弦变换编码[J]. 光学精密工程,2013,21(1):217-223. WANG M L, MANG S L, SANG A J, et al.. Three dimensional hexagonal discrete cosine transform for color image coding[J].Opt. Precision Eng.,2013,21(1):217-223.(in Chinese)

HUANG H,XIAO L Y,LIU J M.CORDIC-based unified architectures for computation of DCT/IDCT/DST/IDST[J].Circuits Systems and Signal Processing,2014,33(3):799-814.

LAI S C,LIU C H,WANG L Y,et al..11.25-ms-group-delay and low-complexity algorithm design of 18-band Quasi-ANSI S1.11 1/3 octave digital filterbank for hesring aids[J].IEEE Transactions on Circuits and Systems 1-Regular Papers,2015,62(6):1572-1581.

杨启洲,刘一清. 基于HEVC的多长度DCT变换的VLSI设计[J]. 微电子学,2015,45(1):102-105. YANG Q ZH,LIU Y Q.Design of DCT of different lengths VLSI architecture for HEVC[J].Microelectronics, 2015,45(1):102-105.(in Chinese)

桑爱军,王艇,栾晓利,等. 2M维矢量余弦整数变换核矩阵[J]. 光学精密工程,2013,21(7):1891-1897. SANG A J, WANG T, LUAN X L, et al.. 2 M-dimensional vector integer DCT transform kernel matrix[J]. Opt. Precision Eng., 2013,21(7):1891-1897.(in Chinese)

CHEN Y H,JOU R Y,CHANG T Y,et al..A high-throughput and area-efficient video transform core with a time division strategy[J].IEEE Transactions on Very Large Scale Integration(VLSI) System,2014,22(11):2268-2277.

桑爱军,吴杨,崔海廷,等. 基于多维矢量矩阵的离散余弦变换快速算法[J]. 光学精密工程,2013,21(3):799-806. SANG A J, WU Y, CUI H T, et al.. Fast DCT algorithms based on multi-dimensional vector matrix[J]. Opt. Precision Eng., 2013,21(3):799-806.(in Chinese)

HUANG H,XIAO L Y.CORDIC based fast algorithm for power-of-point DCT and its efficient VLSI implementation[J].Microelectronics Journal,2014,45(11):1480-1488.

CHEN Y H,CHEN J N,CHANG TY, et al..High-throughput multistandard transform core supporting MPEG/H.264/VC-1 using common sharing distributed arithmetic[J].IEEE Transactions on Very Large Scale Integration(VLSI) System,2014,22(3):463-474.

AGGRAWAL E,KUMAR N. High throughput pipelined 2D discrete cosine transform for video compression[J].International Conference on Issues and Challenges in Intelligent Computing Techniques, Ghaziabad, INDIA:ICICT,2014:702-705.

吴君钦,李艳丽,刘昊. "类整数DCT" 变换基去相关性能分析[J]. 液晶与显示,2013,28(2):278-283. WU J Q, LI Y L, LIU H.De-correlation characteristic analysis of variety integer DCT transform radix[J]. Chinese Journal of Liquid Crystals and Displays, 2013,28(2):278-283.(in Chinese)

陈建军,金强宁,章鹏,等. 基于FPGA的TFT液晶显示时序控制器设计[J]. 液晶与显示,2015,30(4):647-654. CHEN J J, JIN Q N, ZHANG P, et al.. FPGA-based TFT LCD timing controller design[J]. Chinese Journal of Liquid Crystals and Displays, 2015,30(4):647-654.(in Chinese)

司马苗,周源华. 基于FPGA 的二维DCT变换的实现[J]. 红外与激光工程,2003,32(4):436-439. SI M M, ZHOU Y H. Implementation of 2D DCT based on FPGA[J].Infrared and Laser Engineering, 2003,32(4):436-439.(in Chinese)

刘海秋,徐抒岩,王栋,等. 面向多通道控制系统的通道数可变的并行实时测试[J]. 红外与激光工程,2013,42(12):3300-3308. LIU H Q, XU SH Y, WANG D, et al.. Concurrent real-time test for multi-channel control system with variable number of channels[J].Infrared and Laser Engineering, 2013,42(12):3300-3308.(in Chinese)

吴军,王海伟,郭颖,等. 资源有限FPGA的多通道时间-数字转换系统[J]. 红外与激光工程,2015,44(4):1208-1217. WU J, WANG H W, GUO Y, et al.. Resources-limited FPGA based-multi-channel TDC system[J]. Infrared and Laser Engineering, 2015,44(4):1208-1217.(in Chinese)

NIKARA J A, TAKALA J H, ASTOLA J T.Discrete cosine and sine transforms-regular algorithms and pipeline architectures[J]. Signal Processing,2006,86(2):230-249.

TAKALA J, NIKARA J, PUNKKA K.Pipeline architecture for two-dimensional discrete cosine transform and its inverse[C].Proceedings of the Ninth International Conference on Electronics, Circuits and Systems,Dubrovnik,Croatia:2002:947-950.

Views

289

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

No data

Related Author

No data

Related Institution

No data

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China Postal code：130033
Tel：0431-86176855 Email：gxjmgc@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰