您当前的位置:
首页 >
文章列表页 >
FPGA-based hardware acceleration for CNNs developed using high-Level synthesis
Information Sciences | 更新时间:2020-07-09
    • FPGA-based hardware acceleration for CNNs developed using high-Level synthesis

    • Optics and Precision Engineering   Vol. 28, Issue 5, Pages: 1212-1219(2020)
    • DOI:10.3788/OPE.20202805.1212    

      CLC: TP18;TP391.4
    • Received:10 December 2019

      Revised:03 February 2020

      Accepted:03 February 2020

      Published:25 May 2020

    移动端阅览

  • Chu-liang WEI, Ru-lin CHEN, Qian GAO, et al. FPGA-based hardware acceleration for CNNs developed using high-Level synthesis[J]. Optics and precision engineering, 2020, 28(5): 1212-1219. DOI: 10.3788/OPE.20202805.1212.

  •  
  •  

0

Views

406

下载量

1

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

No data

Related Author

No data

Related Institution

No data
0