全球卫星导航系统接收机的正交二分频器设计

尹喜珍; 于云丰; 马成炎; 叶甜春

doi:10.3788/OPE.20122005.1015

您当前的位置：

首页 >

文章列表页 >

全球卫星导航系统接收机的正交二分频器设计

微纳技术与精密机械 | 更新时间：2020-08-12

- 全球卫星导航系统接收机的正交二分频器设计
- Design of quadrature 2∶1 frequency divider for GNSS receivers
- 光学精密工程 2012年20卷第5期页码：1015-1021
- 作者机构：
  
  1. 中国科学院微电子研究所, 北京 100029
  2. 杭州中科微电子有限公司, 浙江杭州310053
- 作者简介：
- 基金信息：
  
  国家"();核高基"();重大专项-01专项资助项目(No.2009ZX01031-002-008)();国家863高技术研究发展计划资助项目(No.2
- DOI：10.3788/OPE.20122005.1015
  中图分类号： TN772
- 收稿日期：2012-01-18，
  
  修回日期：2012-02-10，
  
  网络出版日期：2012-05-10，
  
  纸质出版日期：2012-05-10
- 稿件说明：
移动端阅览
尹喜珍, 于云丰, 马成炎, 叶甜春. 全球卫星导航系统接收机的正交二分频器设计[J]. 光学精密工程, 2012,20(5): 1015-1021

YIN Xi-zhen, YU Yun-feng, MA Cheng-yan, YE Tian-chun. Design of quadrature 2∶1 frequency divider for GNSS receivers[J]. Editorial Office of Optics and Precision Engineering, 2012,20(5): 1015-1021
尹喜珍, 于云丰, 马成炎, 叶甜春. 全球卫星导航系统接收机的正交二分频器设计[J]. 光学精密工程, 2012,20(5): 1015-1021 DOI： 10.3788/OPE.20122005.1015.

YIN Xi-zhen, YU Yun-feng, MA Cheng-yan, YE Tian-chun. Design of quadrature 2∶1 frequency divider for GNSS receivers[J]. Editorial Office of Optics and Precision Engineering, 2012,20(5): 1015-1021 DOI： 10.3788/OPE.20122005.1015.

摘要

将全球卫星导航系统(GNSS)接收机用于手持移动设备必须降低正交二分频器等大功耗模块的功耗

因此

本文提出了工作于1 V电压以下的正交二分频器。使用提出的正交二分频器可使电路在各工艺角下高速稳定的工作

并大大降低模块的功耗。首先

介绍已有的高速二分频器。接着

计算了所提出结构的直流静态偏置

并对提出的锁存器进行小信号建模和分析。最后

根据小信号模型分析得到的条件和GNSS接收机的应用要求

设计了提出的低功耗结构。实验结果表明:提出的二分频器最高工作频率为6.55 GHz

最低可工作到0.25 GHz

消耗电流为0.8 mA

占用面积为0.014 4 mm

。提出的电路结构在0.13 m CMOS工艺上实现

可稳定工作于1 V电压下

目前已成功应用于低功耗的移动GNSS接收机中。

Abstract

When the Global Navigation Satellite System (GNSS) receivers are applied to a portable handset

the power of the most power-hungry blocks

such as quadrature 2∶1 frequency divider

should be reduced. Therefore

this paper proposes a 1 V low power quadrature 2∶1 frequency divider at high speed and steady working in all process corners. First

the published high speed architectures are introduced. Then the static DC bias is calculated for the proposed architecture

and a small signal model for proposed flip-flop is developed and analyzed. Finally

a low power circuit is designed according to the analysis conditions of small signal model and the application requirements of GNSS receivers. Experimental results indicate that the proposed frequency divider works from 6.55 to 0.25 GHz

its consume current is only 0.8 mA

and the core area is 0.014 4 mm

. The proposed quadrature 2∶1 frequency divider is implemented in a 0.13 m CMOS process

and can steadily work in a sub 1 V supply voltage. It has been successfully applied to low power portable GNSS receivers.

关键词

Keywords

references

廉明,韩振宇,富宏亚. 自抗扰技术在卫星姿态模拟系统中的应用 [J]. 光学精密工程,2010,18(3):617-622. LIAN M, HAN ZH Y, FU H Y. Application of active disturbances rejection control technique to satellite attitude simulation system [J]. Opt. Precision Eng., 2010, 18(3): 617-622 (in Chinese)[2] 张晓安, 逯亮清,杨彪. 应用延长基线法实现北斗双星的快速定向 [J]. 光学精密工程,2010,18(11):2462-2466. ZHANG X A, LU L Q, YANG B. Fast orientation of Beidou bi-satellite by extending baseline [J]. Opt. Precision Eng.., 2010, 18(11): 2462-2466. (in Chinese)[3] 张利宾,崔乃刚,吕世良,等. 运载火箭上面级惯性与天文组合导航系统设计 [J]. 光学精密工程,2010,18(11):2474-2480. ZHANG L B, CUI N G, LV SH L, et al.. Design of INS/CNS integrated navigation system for launch vehicle upper stage [J]. Opt. Precision Eng., 2010, 18(11): 2474-2480 (in Chinese)[4] 张沛露,郭立红,王建军,等. 单站车载光电跟踪设备预测卫星轨道的误差修正 [J]. 光学精密工程,2011,19(1):65-68. ZHANG P L, GUO L H, WANG J J, et al.. Error correction of satellite orbit predicted by vehicle-borne tracking and position device [J]. Opt. Precision Eng., 2011, 19(1): 65-68. (in Chinese)[5] RAZAVI B, LEE K F, YAN R H. A 13.4-GHz CMOS frequency divider . IEEE International Solid-State Circuits Conference, San Francisco,1994:176-177.[6] WANG H M. A 1.8 v 3 mW 16.8 GHz frequency divider in 0.25μm CMOS . IEEE International Solid-state circuits Conference, San Francisco, 2000:196-197.[7] SINGH U, GREEN M. Dynamics of high-frequency CMOS dividers . IEEE International Symposium on Circuits and Systems, Scottsdale, Arizona, 2002:421-424[8] GU Z, THIEDE A. 18 GHz low-power CMOS static frequency divider [J]. Electronics Letters, 2003, 39(20): 1433-1434.[9] CHIEN J C, LU L H. Ultra-Low-Voltage CMOS Static Frequency Divider . IEEE Asian Solid-State Circuits Conference,Hsinchu, 2005:209-212.[10] YU S A, KINGET P. A 0.65-V 2.5-GHz Fractional-N Synthesizer WithTwo-Point 2-Mb/s GFSK Data Modulation [J]. IEEE .J Solid-state circuits, 2009,44(9):2411-2425.[11] WONG M C, CHEUNG S L, LUONG H C. A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-μm CMOS process [J]. IEEE Journal of Solid-State Circuits, 2003, 38(10):1643-1648.[12] ZHOU C Y, ZHANG L, ZHANG L, et al.. Injection-locking-based power and speed optimization of CML dividers [J]. IEEE Transactions on Circuits and Systems, 2011,58(9):565-569.[13] SHU R, SUBRAMANIAN B, BOECK G. Millimeter-wave static frequency divider in 0.13um CMOS technology . IEEE 9th International New Circuits and Systems Conference (NEWCAS), Bordeaux, 2011:418-421.[14] LEE J, PARK S Y, CHO S H. A 470-W 5-GHz digitally controlled injection-locked multi-modulus frequency divider with an in-phase dual-input injection scheme [J]. IEEE Transactions on VLSI. Systems,2011,19(1):61-70.[15] TOSO S D, BEVILACQUA A, TIEBOUT M, et al.. An integrated divide-by-two direct injection-locking frequency divider for s bands through ku [J]. IEEE Transactions on Microwave Theory and Techniques, 2010,58(7):1686-1695.

浏览量

489

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

小型化硅微谐振式加速度计的实现与性能测试

基于Virtex-4 FPGA的低功耗图像融合系统