基于视频行场消隐期的大容量FLASH存储控制器

杨金宝; 李飞; 郄军伟

doi:10.3788/OPE.20152304.1153

您当前的位置：

首页 >

文章列表页 >

基于视频行场消隐期的大容量FLASH存储控制器

信息科学 | 更新时间：2020-08-13

- 基于视频行场消隐期的大容量FLASH存储控制器
- Large capacity FLASH video storage controller base on blanking period of line and field signals
- 光学精密工程 2015年23卷第4期页码：1153-1160
- 作者机构：
  
  北京环境特性研究所光学辐射重点实验室北京,100854
- 作者简介：
- 基金信息：
  
  航天创新基金资助项目(No.K3010199S142)()
- DOI：10.3788/OPE.20152304.1153
  中图分类号： TN941;TP333.5
- 收稿日期：2014-11-28，
  
  修回日期：2015-01-22，
  
  纸质出版日期：2015-04-25
- 稿件说明：
移动端阅览
杨金宝, 李飞, 郄军伟. 基于视频行场消隐期的大容量FLASH存储控制器[J]. 光学精密工程, 2015,23(4): 1153-1160

YANG Jin-bao, LI Fei, QIE Jun-wei. Large capacity FLASH video storage controller base on blanking period of line and field signals[J]. Editorial Office of Optics and Precision Engineering, 2015,23(4): 1153-1160
杨金宝, 李飞, 郄军伟. 基于视频行场消隐期的大容量FLASH存储控制器[J]. 光学精密工程, 2015,23(4): 1153-1160 DOI： 10.3788/OPE.20152304.1153.

YANG Jin-bao, LI Fei, QIE Jun-wei. Large capacity FLASH video storage controller base on blanking period of line and field signals[J]. Editorial Office of Optics and Precision Engineering, 2015,23(4): 1153-1160 DOI： 10.3788/OPE.20152304.1153.

摘要

为克服传统大容量FLASH视频存储控制器时序设计复杂、缓存资源要求较高的缺点

设计了一种利用视频行场信号消隐期进行时序控制的FLASH视频存储控制器。该控制器基于FPGA时序设计

利用视频行场同步信号消隐期时间写入FLASH的读出和写入控制命令。由于无需缓存资源即可实现多级流水线的设计

提高了时序控制效率

简化了时序设计过程。基于Verilog 硬件描述语言

设计了3级流水线和并行控制时序

数据达120 MB/s

实现了对2 048 pixel×1 752 pixel/15 frames高速视频数据的实时存储与回放。仿真与实验结果均表明

系统时序设计正确

大容量FLASH阵列读写操作正常

可实现视频数据的采集、存储、回放等多种功能。

Abstract

A FLASH video storage controller using the blanking period of line and field signals to control time sequence was designed to overcome the disadvantages of complex timing design and large cache resource requirements of traditional ones. The controller was designed based on the Field Programming Gate Array(FPGA) and its reading and writing control commands were input FLASH by line and field signals on the blanking period. In this way

the multistage pipeline could be implemented without cache resources

design control timing was greatly simplified and cache resources were saved. Additionally

a three-stage pipeline was designed based on the Verilog software describing language

which realizes the real-time storage and playback of 2048 pixel×1752 pixel/15 frames in high speed video data with the throughput rate as high as 120 MB/s. Simulation and experiment results show that the system timing design is correct

and large capacity FLASH array reading and writing operation is right. The design can accomplish multifunction operations such as real-time control

storage and the playback of high speed video data.

关键词

Keywords

references

KAUFMAN B. Solid state recorders deliver new levels of performance and features for recce applications[C]. Proc SPIE, 1997, 3128:149-152.

CODINO A. A transient reorder circuit for sub nanosecond signals from signals from Solid state stirp detectors [J]. Nuclear Instruments and Methods in Physics Research A, 461(2001):489-491.

李春, 吴世通, 邓黎. 航天器空投试验用大容量数据记录器的研制[J]. 航天返回与遥感, 2006, 27(1):7-12. LI CH, WU SH T, DENG L. Research of big capacitance data recorder used in air-drop experiment [J]. Space Craft Recovery & Remote Sensing, 2006, 27(1):7-12. (in Chinese)

夏巧桥, 汪鼎文, 张立国, 等. 高速多通道遥感相机快视系统的实现[J]. 光学精密工程, 2013, 21(1):158-166. XIA Q Q, WANG D W, ZhANG L G, et al.. Realization of fast-view system for high-speed multi-channel remote sensing camera[J]. Opt. Precision Eng., 2013, 21(1):158-166.(in Chinese)

韩松伟, 孙丽娜, 孟中, 等. 可见/红外双波段航空遥感相机图像处理硬盘高速存储技术[J]. 液晶与显示, 2013, 28(6):895-900. HAN S W, SUN L N, MENG ZH, et al.. Image data hard disk high-speed storage technology of visible/Infrared dual-band aerial remote sensing camera[J]. Chinese Journal of Liquid Crystals and Displays, 2013, 28(6):895-900.(in Chinese)

雷磊, 谢民, 李先楚. 基于NAND 型 FLASH的海量存储板的设计与实现[J]. 测控技术, 2007, 26:196-198. LEI L, XIE M, LI X CH. Design and implementation of huge capacity board based on NAND FLASH [J]. Measurement and Control Technology, 2007, 26:196-198. (in Chinese)

Micron Technology. MT29F4G08 flash memory data sheet Rev D[Z].Micron Data Sheets, 2010:71-73.

杨金宝, 曹忆南, 范松涛, 等. 百皮秒级三维选通成像时序控制系统[J]. 红外与激光工程, 2012, 41(7):1792-1797. YANG J B, CAO Y N, FAN S T, et al.. Hundred ps level timing control system in 3D range-gated imaging [J]. Infrared And Laser Engineering, 2012, 41(7):1792-1797. (in Chinese)

彭进业, 金浩强, 石剑虹, 等. 高速单像素相机数据采集系统[J]. 光学精密工程, 2014, 22(4):837-843. PENG J Y, JIN H Q, SHI J H, et al.. Data acquisition system for high speed single-pixel camera [J]. Opt. Precision Eng., 2014, 22(4):837-843.(in Chinese)

韩红霞, 孙航, 曹立华. 基于FPGA的红外相机时序构造设计[J]. 液晶与显示, 2014, 29(3):370-376. HAN H X, SUN H, CAO L H. IR camera sequence construction design based on FPGA[J]. Chinese Journal of Liquid Crystals and Displays, 2014, 29(3):370-376.(in Chinese)

王晓东, 郝志航. 大容量固态记录器技术[J]. 光学精密工程, 2001, 9(4):396-400. WANG X D, HAO ZH H. Mass solid state recorder technology [J]. Opt. Precision Eng., 2001, 9(4):396-400. (in Chinese)

唐磊, 周旋, 吴瑶, 等. 基于FPGA 的K9F4G08 Flash 控制器设计[J]. 集成电路应用, 2010(5):57-59. TANG L, ZHOU X, WU Y, et al.. Design of K9F4G08 Flash controller based on FPGA[J]. Application of Integrated Circuits, 2010(5):57-59. (in Chinese)

杨立宏, 毛亚杰, 行长印. 基于Flash 的CCD 相机数据高速存储系统设计[J]. 长春理工大学学报:自然科学版, 2009, 32(1):31-34. YANG L H, MAO Y J, XING ZH Y. Design of high data speed memory system of CCD camera based on Flash[J]. Journal of Changchun University of Science and Technology:Natural Science Edition, 2009, 32(1):31-34.(in Chinese)

浏览量

463

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

基于可重构技术的上面级航天器综合电子系统

面阵CCD KAI-0340DM高速相机的设计

基于FPGA的自适应光学系统波前处理机

大面阵CCD图像实时显示系统的设计